The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tanmoy Mandal: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Amit Prakash, Ramakrishna Kotla, Tanmoy Mandal, Adnan Aziz
    A Reconfigurable Architecture and Associated Synthesis Methodology for High Speed Packet Classification. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:97-102 [Conf]
  2. Amit Prakash, Ramakrishna Kotla, Tanmoy Mandal, Adnan Aziz
    A high-performance architecture and BDD-based synthesis methodology for packet classification. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:6, pp:698-709 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002