The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Etienne Bergeron: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jean-Pierre David, Etienne Bergeron
    A Step towards Intelligent Translation from High-Level Design to RTL. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2004, pp:183-188 [Conf]
  2. Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley, Jean-Pierre David
    High Level Synthesis for Data-Driven Applications. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2005, pp:54-60 [Conf]

  3. Hardware JIT Compilation for Off-the-Shelf Dynamically Reconfigurable FPGAs. [Citation Graph (, )][DBLP]


  4. An Intermediate Level HDL for System Level Design. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002