The SCEAS System
Navigation Menu

Search the dblp DataBase


Chi-Pin Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kwang-Jow Gan, Dong-Shong Liang, Chung-Chih Hsiao, Shih-Yu Wang, Feng-Chang Chiang, Cher-Shiung Tsai, Yaw-Hwang Chen, Shun-Huo Kuo, Chi-Pin Chen
    Logic Circuit Design Based on MOS-NDR Devices and Circuits Fabricated by CMOS Process. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:392-395 [Conf]
  2. Dong-Shong Liang, Kwang-Jow Gan, Long-Xian Su, Chi-Pin Chen, Chung-Chih Hsiao, Cher-Shiung Tsai, Yaw-Hwang Chen, Shih-Yu Wang, Shun-Huo Kuo, Feng-Chang Chiang
    Four-Valued Memory Circuit Designed by Multiple-Peak MOS-NDR Devices and Circuits. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:78-81 [Conf]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002