The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Thomas Kolloch: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Thomas Kolloch, Georg Färber
    Mapping an Embedded Hard Real-Time Systems SDL Specification to an Analyzable Task Network - A Case Study. [Citation Graph (0, 0)][DBLP]
    LCTES, 1998, pp:156-165 [Conf]
  2. Franz Fischer, Thomas Kolloch, Annette Muth, Georg Färber
    A Configurable Target Architecture for Rapid Prototyping High Performance Control Systems. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1997, pp:1382-1390 [Conf]
  3. Stefan M. Petters, Annette Muth, Thomas Kolloch, Thomas Hopfner, Franz Fischer, Georg Färber
    The REAR Framework for Emulation and Analysis of Embedded Hard Real-Time Systems . [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 1999, pp:100-107 [Conf]
  4. Annette Muth, Thomas Kolloch, Thomas Maier-Komor, Georg Färber
    An Evaluation of Code Generation Strategies Targeting Hardware for the Rapid Prototyping of SDL-Specifications. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2000, pp:134-0 [Conf]
  5. Georg Färber, Franz Fischer, Thomas Kolloch, Annette Muth
    Improving processor utilization with a task classification model based application specific hard real-time architecture. [Citation Graph (0, 0)][DBLP]
    RTCSA, 1997, pp:276-0 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002