The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jiang Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wei Huang, Jiang Lin, Zhao Zhang, J. Morris Chang
    Towards Pairing Java Applications on SMT Processors. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 2005, pp:7-14 [Conf]
  2. Jiang Lin, Hongzhong Zheng, Zhichun Zhu, Howard David, Zhao Zhang
    Thermal modeling and management of DRAM memory systems. [Citation Graph (0, 0)][DBLP]
    ISCA, 2007, pp:312-322 [Conf]

  3. Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning. [Citation Graph (, )][DBLP]


  4. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. [Citation Graph (, )][DBLP]


  5. A Scheme for System Multiplexing and Program Component Identification. [Citation Graph (, )][DBLP]


  6. Memory Access Scheduling Schemes for Systems with Multi-Core Processors. [Citation Graph (, )][DBLP]


  7. Enigma: architectural and operating system support for reducing the impact of address translation. [Citation Graph (, )][DBLP]


  8. Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices. [Citation Graph (, )][DBLP]


  9. DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving. [Citation Graph (, )][DBLP]


  10. Performance Characterization of Java Applications on SMT Processors. [Citation Graph (, )][DBLP]


  11. Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. [Citation Graph (, )][DBLP]


  12. Enabling software management for multicore caches with a lightweight hardware support. [Citation Graph (, )][DBLP]


  13. Software thermal management of dram memory for multicore systems. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002