|
Search the dblp DataBase
Jiang Lin:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Wei Huang, Jiang Lin, Zhao Zhang, J. Morris Chang
Towards Pairing Java Applications on SMT Processors. [Citation Graph (0, 0)][DBLP] MASCOTS, 2005, pp:7-14 [Conf]
- Jiang Lin, Hongzhong Zheng, Zhichun Zhu, Howard David, Zhao Zhang
Thermal modeling and management of DRAM memory systems. [Citation Graph (0, 0)][DBLP] ISCA, 2007, pp:312-322 [Conf]
Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning. [Citation Graph (, )][DBLP]
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. [Citation Graph (, )][DBLP]
A Scheme for System Multiplexing and Program Component Identification. [Citation Graph (, )][DBLP]
Memory Access Scheduling Schemes for Systems with Multi-Core Processors. [Citation Graph (, )][DBLP]
Enigma: architectural and operating system support for reducing the impact of address translation. [Citation Graph (, )][DBLP]
Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices. [Citation Graph (, )][DBLP]
DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving. [Citation Graph (, )][DBLP]
Performance Characterization of Java Applications on SMT Processors. [Citation Graph (, )][DBLP]
Mini-rank: Adaptive DRAM architecture for improving memory power efficiency. [Citation Graph (, )][DBLP]
Enabling software management for multicore caches with a lightweight hardware support. [Citation Graph (, )][DBLP]
Software thermal management of dram memory for multicore systems. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|