The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jeanine Cook: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wiplove Mathur, Jeanine Cook
    Improved Estimation for Software Multiplexing of Performance Counters. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 2005, pp:23-34 [Conf]
  2. Jeanine Cook, Richard L. Oliver, Eric E. Johnson
    Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 2002, pp:252-253 [Conf]

  3. Fast, Accurate Microarchitecture Simulation Using Statistical Phase Detection. [Citation Graph (, )][DBLP]


  4. Ultra-Fast CPU Performance Prediction: Extending the Monte Carlo Approach. [Citation Graph (, )][DBLP]


  5. Compiler-Directed Functional Unit Shutdown for Microarchitecture Power Optimization. [Citation Graph (, )][DBLP]


  6. Performance modeling using Monte Carlo simulation. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002