The SCEAS System
Navigation Menu

Search the dblp DataBase


James Poe: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Xin Fu, James Poe, Tao Li, José A. B. Fortes
    Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 2006, pp:147-155 [Conf]

  2. TransMetric: architecture independent workload characterization for transactional memory benchmarks. [Citation Graph (, )][DBLP]

  3. Accurate, scalable and informative design space exploration for large and sophisticated multi-core oriented architectures. [Citation Graph (, )][DBLP]

  4. TransPlant: A parameterized methodology for generating transactional memory workloads. [Citation Graph (, )][DBLP]

  5. Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design. [Citation Graph (, )][DBLP]

  6. On the (dis)similarity of transactional memory workloads. [Citation Graph (, )][DBLP]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002