The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrew Morton: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gary Gréwal, S. Coros, D. Banerji, Andrew Morton
    Comparing a Genetic Algorithm Penalty Function and Repair Heuristic in the DSP Application Domain. [Citation Graph (0, 0)][DBLP]
    Artificial Intelligence and Applications, 2006, pp:31-39 [Conf]
  2. Andrew Morton, Wayne M. Loucks
    Real-Time Kernel Support for Coprocessors: Empirical Study of an SoPC. [Citation Graph (0, 0)][DBLP]
    Embedded Systems and Applications, 2003, pp:10-15 [Conf]
  3. Andrew Morton, Wayne M. Loucks
    A hardware/software kernel for system on chip designs. [Citation Graph (0, 0)][DBLP]
    SAC, 2004, pp:869-875 [Conf]
  4. Gary Gréwal, S. Coros, D. Banerji, Andrew Morton
    Assigning data to dual memory banks in DSPs with a genetic algorithm using a repair heuristic. [Citation Graph (0, 0)][DBLP]
    Appl. Intell., 2007, v:26, n:1, pp:53-67 [Journal]
  5. Gary Gréwal, Tom Wilson, Andrew Morton
    An EGA approach to the compile-time assignment of data to multiple memories in digital-signal processors. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2003, v:31, n:1, pp:49-59 [Journal]

  6. Efficient Priority-Queue Data Structure for Hardware Implementation. [Citation Graph (, )][DBLP]


  7. Configuration Scheduling Using Temporal Locality and Kernel Correlation. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002