The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Olivier Bonnaud: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Olivier Bonnaud, P. Münster, H. Lhermite, C. Diaconescu
    Interactive Microelectronics Technology Course Available on Website. [Citation Graph (0, 0)][DBLP]
    MSE, 2001, pp:14-15 [Conf]
  2. G. Gautier, S. Crand, Olivier Bonnaud
    Dynamic electrical characterization of CMOS-like Thin Film Transistor circuits. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:14-15 [Conf]
  3. D. Guillet, K. Mourgues, R. Rogel, H. Lhermite, Olivier Bonnaud
    Student Realization in Cleanroom of Silicon-Germanium Thin Film Transistors. [Citation Graph (0, 0)][DBLP]
    MSE, 1999, pp:69-70 [Conf]
  4. Sandrine Lucas, N. Outaleb, Olivier Bonnaud, J. Pine
    Realization and SEM Observation of Polysilicon and Aluminium Cantilever Using Surface Micromachining Technology. [Citation Graph (0, 0)][DBLP]
    MSE, 1999, pp:28-29 [Conf]
  5. Hamid Toutah, Jean-François Llibre, Boubekeur Tala-Ighil, Taieb Mohammed-Brahim, Youri Helen, G. Gautier, Olivier Bonnaud
    Improved Stability of Large Area Excimer Laser Crstallised Polysilicon Thin Film Transistors under DC and AC Operating. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2001, v:41, n:9-10, pp:1325-1329 [Journal]
  6. Yannick Rey-Tauriac, M. Taurin, Olivier Bonnaud
    Wafer Level Accelerated test for ionic contamination control on VDMOS transistors in Bipolar/CMOS/DMOS. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2001, v:41, n:9-10, pp:1331-1334 [Journal]
  7. Xavier Gagnard, Yannick Rey-Tauriac, Olivier Bonnaud
    Polysilicon oxide quality optimization at Wafer level of a Bipolar/CMOS/DMOS technology. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2001, v:41, n:9-10, pp:1335-1340 [Journal]
  8. E. Carvou, F. Le Bihan, A. C. Salaün, R. Rogel, Olivier Bonnaud, Yannick Rey-Tauriac, Xavier Gagnard, L. Roland
    Reliability improvement of high value doped polysilicon-based resistors. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2002, v:42, n:9-11, pp:1369-1372 [Journal]
  9. Hamid Toutah, Boubekeur Tala-Ighil, Jean-François Llibre, B. Boudart, Taieb Mohammed-Brahim, Olivier Bonnaud
    Degradation in polysilicon thin film transistors related to the quality of the polysilicon material. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2003, v:43, n:9-11, pp:1531-1535 [Journal]
  10. Yannick Rey-Tauriac, O. de Sagazan, M. Taurin, Olivier Bonnaud
    Robustness improvement of VDMOS transistors in Bipolar/CMOS/DMOS technology. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2003, v:43, n:9-11, pp:1865-1869 [Journal]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002