The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tinoosh Mohsenin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Patrick Murphy, J. Patrick Frantz, Erik Welsh, Ricky Hardy, Tinoosh Mohsenin, Joseph R. Cavallaro
    VALID: Custom ASIC Verification and FPGA Education Platform. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:64-65 [Conf]
  2. Bevan M. Baas, Zhiyi Yu, Michael J. Meeuwsen, Omar Sattari, Ryan W. Apperson, Eric Work, Jeremy Webb, Michael Lai, Tinoosh Mohsenin, Dean Truong, Jason Cheung
    AsAP: A Fine-Grained Many-Core Platform for DSP Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2007, v:27, n:2, pp:34-45 [Journal]
  3. Ryan W. Apperson, Zhiyi Yu, Michael J. Meeuwsen, Tinoosh Mohsenin, Bevan M. Baas
    A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2007, v:15, n:10, pp:1125-1134 [Journal]

  4. An Improved Split-Row Threshold Decoding Algorithm for LDPC Codes. [Citation Graph (, )][DBLP]


  5. Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002