The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vittorio Cortellessa: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hany H. Ammar, Vittorio Cortellessa, Alaa Ibrahim
    Modeling Resources in a UML-Based Simulative Environment. [Citation Graph (0, 0)][DBLP]
    AICCSA, 2001, pp:405-410 [Conf]
  2. Vittorio Cortellessa, Fabrizio Marinelli, Pasqualina Potena
    Automated Selection of Software Components Based on Cost/Reliability Tradeoff. [Citation Graph (0, 0)][DBLP]
    EWSA, 2006, pp:66-81 [Conf]
  3. Vittorio Cortellessa, Antinisca Di Marco, Paola Inverardi
    Transformations of software models into performance models. [Citation Graph (0, 0)][DBLP]
    ICSE, 2005, pp:728-729 [Conf]
  4. Vittorio Cortellessa, Pierluigi Pierini, Daniele Rossi
    On the adequacy of UML-RT for performance validation of an SDH telecommunication system. [Citation Graph (0, 0)][DBLP]
    ISORC, 2005, pp:121-124 [Conf]
  5. Vittorio Cortellessa, Maurizio Gentile
    Performance Modeling and Validation of a Software System in a RT-UML-Based Simulative Environment. [Citation Graph (0, 0)][DBLP]
    ISORC, 2004, pp:52-59 [Conf]
  6. Paola Bracchi, Bojan Cukic, Vittorio Cortellessa
    Performability Modeling of Mobile Software Systems. [Citation Graph (0, 0)][DBLP]
    ISSRE, 2004, pp:77-88 [Conf]
  7. Paola Bracchi, Bojan Cukic, Vittorio Cortellessa
    Modeling the Performance of Border Inspections with Electronic Travel Documents. [Citation Graph (0, 0)][DBLP]
    ISSRE, 2006, pp:237-246 [Conf]
  8. Harshinder Singh, Vittorio Cortellessa, Bojan Cukic, Erdogan Gunel, Vijayanand Bharadwaj
    A Bayesian Approach to Reliability Prediction and Assessment of Component Based Systems. [Citation Graph (0, 0)][DBLP]
    ISSRE, 2001, pp:12-21 [Conf]
  9. Francesco Quaglia, Vittorio Cortellessa
    Grain sensitive event scheduling in time warp parallel discrete event simulation. [Citation Graph (0, 0)][DBLP]
    PADS, 2000, pp:173-180 [Conf]
  10. Vincenzo Grassi, Vittorio Cortellessa, Raffaela Mirandola
    Performance Validation of Mobile Software Architectures. [Citation Graph (0, 0)][DBLP]
    Performance, 2002, pp:346-373 [Conf]
  11. Vittorio Cortellessa, Michele Gentile, Marco Pizzuti
    XPRIT: An XML-Based Tool to Translate UML Diagrams into Execution Graphs and Queueing Networks. [Citation Graph (0, 0)][DBLP]
    QEST, 2004, pp:342-343 [Conf]
  12. Vittorio Cortellessa, Antinisca Di Marco, Paola Inverardi
    Software performance model-driven architecture. [Citation Graph (0, 0)][DBLP]
    SAC, 2006, pp:1218-1223 [Conf]
  13. Raffaela Mirandola, Vittorio Cortellessa
    UML Based Performance Modeling of Distributed Systems. [Citation Graph (0, 0)][DBLP]
    UML, 2000, pp:178-193 [Conf]
  14. Vittorio Cortellessa, Antinisca Di Marco, Paola Inverardi
    Non-Functional Modeling and Validation in Model-Driven Architecture. [Citation Graph (0, 0)][DBLP]
    WICSA, 2007, pp:25- [Conf]
  15. Vincenzo Grassi, Vittorio Cortellessa
    Performance evaluation of mobility-based software architectures. [Citation Graph (0, 0)][DBLP]
    Workshop on Software and Performance, 2000, pp:44-46 [Conf]
  16. Paola Bracchi, Vittorio Cortellessa
    A framework to model and analyze the performability of mobile software systems. [Citation Graph (0, 0)][DBLP]
    WOSP, 2004, pp:243-248 [Conf]
  17. Vittorio Cortellessa
    How far are we from the definition of a common software performance ontology? [Citation Graph (0, 0)][DBLP]
    WOSP, 2005, pp:195-204 [Conf]
  18. Vittorio Cortellessa, Raffaela Mirandola
    Deriving a queueing network based performance model from UML diagrams. [Citation Graph (0, 0)][DBLP]
    Workshop on Software and Performance, 2000, pp:58-70 [Conf]
  19. Vittorio Cortellessa, Antonio Pompei
    Towards a UML profile for QoS: a contribution in the reliability domain. [Citation Graph (0, 0)][DBLP]
    WOSP, 2004, pp:197-206 [Conf]
  20. Vittorio Cortellessa, Harshinder Singh, Bojan Cukic
    Early reliability assessment of UML based software models. [Citation Graph (0, 0)][DBLP]
    Workshop on Software and Performance, 2002, pp:302-309 [Conf]
  21. Connie U. Smith, Catalina M. Lladó, Vittorio Cortellessa, Antinisca Di Marco, Lloyd G. Williams
    From UML models to software performance results: an SPE process based on XML interchange formats. [Citation Graph (0, 0)][DBLP]
    WOSP, 2005, pp:87-98 [Conf]
  22. Vittorio Cortellessa, Francesco Quaglia
    Techniques for optimizing model execution I: aggressiveness/risk effects based scheduling in Time Warp. [Citation Graph (0, 0)][DBLP]
    Winter Simulation Conference, 2000, pp:409-417 [Conf]
  23. Vittorio Cortellessa, Antinisca Di Marco, Paola Inverardi
    Three Performance Models at Work: A Software Designer Perspective. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2004, v:97, n:, pp:219-239 [Journal]
  24. Vittorio Cortellessa, Antinisca Di Marco, Paola Inverardi, Fabio Mancinelli, Patrizio Pelliccione
    A Framework for the Integration of Functional and Non-functional Analysis of Software Architectures. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:116, n:, pp:31-44 [Journal]
  25. Vittorio Cortellessa, Vincenzo Grassi
    A performance-based methodology to early evaluate the effectiveness of mobile software architectures. [Citation Graph (0, 0)][DBLP]
    J. Log. Algebr. Program., 2002, v:51, n:1, pp:77-100 [Journal]
  26. Vittorio Cortellessa, Francesco Quaglia
    A checkpointing-recovery scheme for Time Warp parallel simulation. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 2001, v:27, n:9, pp:1227-1252 [Journal]
  27. Vittorio Cortellessa, Andrea D'Ambrogio, Giuseppe Iazeolla
    Automatic derivation of software performance models from CASE documents. [Citation Graph (0, 0)][DBLP]
    Perform. Eval., 2001, v:45, n:2-3, pp:81-105 [Journal]
  28. Vittorio Cortellessa, Diego Del Gobbo, Mark Shereshevsky, Jules Desharnais, Ali Mili
    Relational characterizations of system fault tolerance. [Citation Graph (0, 0)][DBLP]
    Sci. Comput. Program., 2005, v:56, n:3, pp:343-361 [Journal]
  29. Vittorio Cortellessa, Raffaela Mirandola
    PRIMA-UML: a performance validation incremental methodology on early UML diagrams. [Citation Graph (0, 0)][DBLP]
    Sci. Comput. Program., 2002, v:44, n:1, pp:101-129 [Journal]
  30. Vittorio Cortellessa, Giuseppe Iazeolla
    Performance analysis of optimistic parallel simulations with limited rolled back events. [Citation Graph (0, 0)][DBLP]
    Simul. Pr. Theory, 1999, v:7, n:4, pp:325-347 [Journal]
  31. Francesco Quaglia, Vittorio Cortellessa
    On the processor scheduling problem in time warp synchronization. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 2002, v:12, n:3, pp:143-175 [Journal]
  32. Francesco Quaglia, Vittorio Cortellessa, Bruno Ciciani
    Trade-Off between Sequential and Time Warp-Based Parallel Simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 1999, v:10, n:8, pp:781-794 [Journal]
  33. Vittorio Cortellessa, Katerina Goseva-Popstojanova, Kalaivani Appukkutty, Ajith Guedem, Ahmed E. Hassan, Rania Elnaggar, Walid Abdelmoez, Hany H. Ammar
    Model-Based Performance Risk Analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 2005, v:31, n:1, pp:3-20 [Journal]
  34. Vittorio Cortellessa, Pierluigi Pierini, Daniele Rossi
    Integrating Software Models and Platform Models for Performance Analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 2007, v:33, n:6, pp:385-401 [Journal]
  35. Vittorio Cortellessa, Vincenzo Grassi
    A Modeling Approach to Analyze the Impact of Error Propagation on Reliability of Component-Based Systems. [Citation Graph (0, 0)][DBLP]
    CBSE, 2007, pp:140-156 [Conf]
  36. Vittorio Cortellessa, Laurento Frittella
    A Framework for Automated Generation of Architectural Feedback from Software Performance Analysis. [Citation Graph (0, 0)][DBLP]
    EPEW, 2007, pp:171-185 [Conf]
  37. Vittorio Cortellessa, Antinisca Di Marco, Paola Inverardi
    Integrating Performance and Reliability Analysis in a Non-Functional MDA Framework. [Citation Graph (0, 0)][DBLP]
    FASE, 2007, pp:57-71 [Conf]
  38. Marco Autili, L. Berardinelli, Vittorio Cortellessa, Antinisca Di Marco, Davide Di Ruscio, Paola Inverardi, Massimo Tivoli
    A Development Process for Self-adapting Service Oriented Applications. [Citation Graph (0, 0)][DBLP]
    ICSOC, 2007, pp:442-448 [Conf]

  39. Approaching the Model-Driven Generation of Feedback to Remove Software Performance Flaws. [Citation Graph (, )][DBLP]


  40. A Process to Effectively Identify "Guilty" Performance Antipatterns. [Citation Graph (, )][DBLP]


  41. Performance Modeling and Analysis of Context-Aware Mobile Software Systems. [Citation Graph (, )][DBLP]


  42. Driving the selection of cots components on the basis of system requirements. [Citation Graph (, )][DBLP]


  43. Path-Based Error Propagation Analysis in Composition of Software Services. [Citation Graph (, )][DBLP]


  44. Towards the identification of "Guilty" performance antipatterns. [Citation Graph (, )][DBLP]


  45. Extending model transformations in the performance domain with a node modeling library. [Citation Graph (, )][DBLP]


  46. Using ATL for transformations in software performance engineering: a step ahead of java-based transformations? [Citation Graph (, )][DBLP]


  47. Towards a library of composable models to estimate the performance of security solutions. [Citation Graph (, )][DBLP]


  48. MOSES: MOdeling Software and platform architEcture in UML 2 for Simulation-based performance analysis. [Citation Graph (, )][DBLP]


  49. An Architectural Framework for Analyzing Tradeoffs between Software Security and Performance. [Citation Graph (, )][DBLP]


  50. An optimization framework for "build-or-buy" decisions in software architecture. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.007secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002