The SCEAS System
Navigation Menu

Search the dblp DataBase


Piotr R. Sidorowicz: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Piotr R. Sidorowicz
    Modeling and Testing Transistor Faults in Content-Addressable Memories. [Citation Graph (0, 0)][DBLP]
    MTDT, 1999, pp:83-90 [Conf]
  2. Piotr R. Sidorowicz, Janusz A. Brzozowski
    An Approach to Modeling and Testing Memories and Its Application to CAMs. [Citation Graph (0, 0)][DBLP]
    VTS, 1998, pp:411-417 [Conf]
  3. Piotr R. Sidorowicz, Janusz A. Brzozowski
    A framework for testing special-purpose memories. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:12, pp:1459-1468 [Journal]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002