Search the dblp DataBase

Publications of Author

1. Lev Kirischian
   Optimization of Parallel Task Execution on the Adaptive Reconfigurable Group Organized Computing System. [Citation Graph (0, 0)][DBLP]
   PARELEC, 2000, pp:100-105 [Conf]
   
2. Lev Kirischian, Irina Terterian, Pil Woo Chun, Vadim Geurkov
   Re-Configurable Parallel Stream Processor with Self-Assembling and Self-Restorable Micro-Architecture. [Citation Graph (0, 0)][DBLP]
   PARELEC, 2004, pp:165-170 [Conf]
   
3. Fayez Chayab, Lev Kirischian, Lucas Szajek
   Architecture-to-Task Optimization System (ATOS) for Parallel Multi-Mode Data-Flow Architectures on a Base of a Partially Reconfigurable Computing Platform. [Citation Graph (0, 0)][DBLP]
   PARELEC, 2002, pp:27-32 [Conf]
   
4. Lucas Szajek, Lev Kirischian
   Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture. [Citation Graph (0, 0)][DBLP]
   PARELEC, 2000, pp:150-154 [Conf]
   
5. Pil Woo Chun, Lev Kirischian
   A Framework for a Dynamically Reconfigurable System in a Parallel Multi-Tasking Environment. [Citation Graph (0, 0)][DBLP]
   FPL, 2006, pp:1-2 [Conf]
   
6. 
   A multi-mode video-stream processor with cyclically reconfigurable architecture. [Citation Graph (, )][DBLP]
   
   
7. 
   Improving Cost-Effectiveness Using a Micro-level Static Architecture for Stream Applications. [Citation Graph (, )][DBLP]
   
   
8. 
   Run-Time Component Relocation in Partially-Reconfigurable FPGAs. [Citation Graph (, )][DBLP]
   
   
9. 
   Architecture Synthesis Methodology for Run-Time Reconfigurable Systems. [Citation Graph (, )][DBLP]
   
   
10. 
    Virtualization of Computing Resources in RCS for Multi-task Stream Applications. [Citation Graph (, )][DBLP]