The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Georg Georgakos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel
    Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:392-401 [Conf]
  2. Stephan Henzler, Georg Georgakos, Jörg Berthold, Doris Schmitt-Landsiedel
    Two Level Compact Simulation Methodology for Timing Analysis of Power-Switched Circuits. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:789-798 [Conf]
  3. Stephan Henzler, Markus Koban, Doris Schmitt-Landsiedel, Jörg Berthold, Georg Georgakos
    Design Aspects and Technological Scaling Limits of ZigZag Circuit Block Switch-Off Schemes. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:246-251 [Conf]
  4. Franz X. Ruckerbauer, Georg Georgakos
    Soft Error Rates in 65nm SRAMs--Analysis of new Phenomena. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2007, pp:203-204 [Conf]

  5. Aging analysis of circuit timing considering NBTI and HCI. [Citation Graph (, )][DBLP]


  6. A Design Space Comparison of 6T and 8T SRAM Core-Cells. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002