The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrea Pugliese 0002: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gregorio Cappuccino, Andrea Pugliese 0002, Giuseppe Cocorullo
    Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:329-336 [Conf]
  2. Andrea Pugliese 0002, Gregorio Cappuccino, Giuseppe Cocorullo
    A Simple MOSFET Parasitic Capacitance Model and Its Application to Repeater Insertion Technique. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:311-318 [Conf]
  3. Andrea Pugliese 0002, Gregorio Cappuccino, Giuseppe Cocorullo
    Correct Modelling of Nested Miller Compensated Amplifier for Discrete-Time Applications. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:524-531 [Conf]
  4. Andrea Pugliese 0002, Gregorio Cappuccino, Giuseppe Cocorullo
    Settling Time Minimization of Operational Amplifiers. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:107-116 [Conf]

  5. Settling-Optimization-Based Design Approach for Three-Stage Nested-Miller Amplifiers. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002