The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

A. Landrault: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. A. Landrault, Nadine Azémard, Philippe Maurine, Michel Robert, Daniel Auvergne
    Design Optimization with Automated Cell Generation. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:722-731 [Conf]
  2. A. Landrault, L. Pellier, A. Richard, C. Jay, Michel Robert, Daniel Auvergne
    Transistor Level Synthesis Dedicated to Fast I.P. Prototyping. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2002, pp:156-166 [Conf]
  3. Alexandre Verle, A. Landrault, Philippe Maurine, Nadine Azémard
    Speed Indicators for Circuit Optimization. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:618-628 [Conf]
  4. Alexandre Verle, A. Landrault, Philippe Maurine, Nadine Azémard
    Circuit sizing method under delay constraint. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002