The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Cécile Braunstein: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Cécile Braunstein, Emmanuelle Encrenaz
    Formalizing the Incremental Design and Verification Process of a Pipelined Protocol Converter. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:103-109 [Conf]
  2. Cécile Braunstein, Emmanuelle Encrenaz
    CTL-Property Transformations Along an Incremental Design Process. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:128, n:6, pp:263-278 [Journal]
  3. Cécile Braunstein, Emmanuelle Encrenaz
    Using CTL formulae as component abstraction in a design and verification flow. [Citation Graph (0, 0)][DBLP]
    ACSD, 2007, pp:80-89 [Conf]
  4. Cécile Braunstein, Emmanuelle Encrenaz
    CTL-property Transformations along an Incremental Design Process. [Citation Graph (0, 0)][DBLP]
    STTT, 2007, v:9, n:1, pp:77-88 [Journal]

  5. Increasing the accuracy of SAT-based debugging. [Citation Graph (, )][DBLP]


  6. Complementary Formal Approaches for Dependability Analysis. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002