The SCEAS System
Navigation Menu

Search the dblp DataBase


Ilya Ganusov: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ilya Ganusov, Martin Burtscher
    On the importance of optimizing the configuration of stream prefetchers. [Citation Graph (0, 0)][DBLP]
    Memory System Performance, 2005, pp:54-61 [Conf]
  2. Ilya Ganusov, Martin Burtscher
    Future Execution: A Hardware Prefetching Technique for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2005, pp:350-360 [Conf]
  3. Ilya Ganusov, Martin Burtscher
    Efficient emulation of hardware prefetchers via event-driven helper threading. [Citation Graph (0, 0)][DBLP]
    PACT, 2006, pp:144-153 [Conf]
  4. Martin Burtscher, Ilya Ganusov
    Automatic Synthesis of High-Speed Processor Simulators. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:55-66 [Conf]
  5. Christianto C. Liu, Ilya Ganusov, Martin Burtscher, Sandip Tiwari
    Bridging the Processor-Memory Performance Gapwith 3D IC Technology. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:6, pp:556-564 [Journal]
  6. Ilya Ganusov, Martin Burtscher
    Future execution: A prefetching mechanism that uses multiple cores to speed up single threads. [Citation Graph (0, 0)][DBLP]
    TACO, 2006, v:3, n:4, pp:424-449 [Journal]
  7. Martin Burtscher, Ilya Ganusov, Sandra J. Jackson, Jian Ke, Paruj Ratanaworabhan, Nana B. Sam
    The VPC Trace-Compression Algorithms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:11, pp:1329-1344 [Journal]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002