The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Martin Burtscher: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ilya Ganusov, Martin Burtscher
    On the importance of optimizing the configuration of stream prefetchers. [Citation Graph (0, 0)][DBLP]
    Memory System Performance, 2005, pp:54-61 [Conf]
  2. Ilya Ganusov, Martin Burtscher
    Future Execution: A Hardware Prefetching Technique for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2005, pp:350-360 [Conf]
  3. Ilya Ganusov, Martin Burtscher
    Efficient emulation of hardware prefetchers via event-driven helper threading. [Citation Graph (0, 0)][DBLP]
    PACT, 2006, pp:144-153 [Conf]
  4. Martin Burtscher, Metha Jeeradit
    Compressing Extended Program Traces Using Value Predictors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2003, pp:159-168 [Conf]
  5. Martin Burtscher, Benjamin G. Zorn
    Exploring Last n Value Prediction. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1999, pp:66-76 [Conf]
  6. Nana B. Sam, Martin Burtscher
    On the energy-efficiency of speculative hardware. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2005, pp:361-370 [Conf]
  7. Martin Burtscher, Nana B. Sam
    Automatic Generation of High-Performance Trace Compressors. [Citation Graph (0, 0)][DBLP]
    CGO, 2005, pp:229-240 [Conf]
  8. Paruj Ratanaworabhan, Jian Ke, Martin Burtscher
    Fast Lossless Compression of Scientific Floating-Point Data. [Citation Graph (0, 0)][DBLP]
    DCC, 2006, pp:133-142 [Conf]
  9. Martin Burtscher, Paruj Ratanaworabhan
    High Throughput Compression of Double-Precision Floating-Point Data. [Citation Graph (0, 0)][DBLP]
    DCC, 2007, pp:293-302 [Conf]
  10. Milena Milenkovic, Aleksandar Milenkovic, Martin Burtscher
    Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces. [Citation Graph (0, 0)][DBLP]
    DCC, 2007, pp:283-292 [Conf]
  11. Jian Ke, Martin Burtscher, William Evan Speight
    Tolerating Message Latency Through the Early Release of Blocked Receives. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2005, pp:19-29 [Conf]
  12. Martin Burtscher, Benjamin G. Zorn
    Hybridizing and Coalescing Load Value Predictors. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:81-92 [Conf]
  13. Martin Burtscher, Igor Szczyrba
    Numerical Modeling of Brain Dynamics in Traumatic Situations - Impulsive Translations. [Citation Graph (0, 0)][DBLP]
    METMBS, 2005, pp:205-211 [Conf]
  14. Martin Burtscher, Ilya Ganusov
    Automatic Synthesis of High-Speed Processor Simulators. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:55-66 [Conf]
  15. Martin Burtscher, Igor Szczyrba
    Computational Simulation and Visualization of Traumatic Brain Injuries. [Citation Graph (0, 0)][DBLP]
    MSV, 2006, pp:101-107 [Conf]
  16. Jian Ke, Martin Burtscher, William Evan Speight
    Reducing Communication Time through Message Prefetching. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2005, pp:557-563 [Conf]
  17. William Evan Speight, Martin Burtscher
    Delphi: Predition-based Page Prefetching to Improve the Performance of Shared Virtual Memory Systems. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2002, pp:49-55 [Conf]
  18. Martin Burtscher, Amer Diwan, Matthias Hauswirth
    Static Load Classification for Improving the Value Predictability of Data-Cache Misses. [Citation Graph (0, 0)][DBLP]
    PLDI, 2002, pp:222-233 [Conf]
  19. Jian Ke, Martin Burtscher, William Evan Speight
    Runtime Compression of MPI Messanes to Improve the Performance and Scalability of Parallel Applications. [Citation Graph (0, 0)][DBLP]
    SC, 2004, pp:59- [Conf]
  20. Martin Burtscher
    VPC3: a fast and effective trace-compression algorithm. [Citation Graph (0, 0)][DBLP]
    SIGMETRICS, 2004, pp:167-176 [Conf]
  21. Christianto C. Liu, Ilya Ganusov, Martin Burtscher, Sandip Tiwari
    Bridging the Processor-Memory Performance Gapwith 3D IC Technology. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:6, pp:556-564 [Journal]
  22. Martin Burtscher, Benjamin G. Zorn
    Prediction Outcome History-Based Confidence Estimation for Load Value Prediction. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 1999, v:1, n:, pp:- [Journal]
  23. Martin Burtscher
    An improved index function for (D)FCM predictors. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2002, v:30, n:3, pp:19-24 [Journal]
  24. Nana B. Sam, Martin Burtscher
    Improving memory system performance with energy-efficient value speculation. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:121-127 [Journal]
  25. Ilya Ganusov, Martin Burtscher
    Future execution: A prefetching mechanism that uses multiple cores to speed up single threads. [Citation Graph (0, 0)][DBLP]
    TACO, 2006, v:3, n:4, pp:424-449 [Journal]
  26. Martin Burtscher, Ilya Ganusov, Sandra J. Jackson, Jian Ke, Paruj Ratanaworabhan, Nana B. Sam
    The VPC Trace-Compression Algorithms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:11, pp:1329-1344 [Journal]
  27. Martin Burtscher, Benjamin G. Zorn
    Hybrid Load-Value Predictors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2002, v:51, n:7, pp:759-774 [Journal]
  28. Paruj Ratanaworabhan, Martin Burtscher
    Load Instruction Characterization and Acceleration of the BioPerf Programs. [Citation Graph (0, 0)][DBLP]
    IISWC, 2006, pp:71-79 [Conf]

  29. On the Role of a Nonlinear Stress-Strain Relation in Brain Trauma. [Citation Graph (, )][DBLP]


  30. pFPC: A Parallel Compressor for Floating-Point Data. [Citation Graph (, )][DBLP]


  31. gFPC: A Self-Tuning Compression Algorithm. [Citation Graph (, )][DBLP]


  32. Program Phase Detection based on Critical Basic Block Transitions. [Citation Graph (, )][DBLP]


  33. Lonestar: A suite of parallel irregular programs. [Citation Graph (, )][DBLP]


  34. On the Scalability of an Automatically Parallelized Irregular Application. [Citation Graph (, )][DBLP]


  35. Computational Modeling of Brain Dynamics during Repetitive Head Motions. [Citation Graph (, )][DBLP]


  36. Detecting and tolerating asymmetric races. [Citation Graph (, )][DBLP]


  37. How much parallelism is there in irregular applications? [Citation Graph (, )][DBLP]


  38. Structure-driven optimizations for amorphous data-parallel programs. [Citation Graph (, )][DBLP]


  39. Real-Time Message Compression in Software. [Citation Graph (, )][DBLP]


Search in 0.200secs, Finished in 0.201secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002