The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gerhard Wellein: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Thomas Pohl, Frank Deserno, Nils Thürey, Ulrich Rüde, Peter Lammers, Gerhard Wellein, Thomas Zeiser
    Performance Evaluation of Parallel Large-Scale Lattice Boltzmann Applications on Three Supercomputing Architectures. [Citation Graph (0, 0)][DBLP]
    SC, 2004, pp:21- [Conf]
  2. Gerhard Wellein, Georg Hager, Achim Basermann, Holger Fehske
    Fast Sparse Matrix-Vector Multiplication for TeraFlop/s Computers. [Citation Graph (0, 0)][DBLP]
    VECPAR, 2002, pp:287-301 [Conf]

  3. Efficient Temporal Blocking for Stencil Computations by Multicore-Aware Wavefront Parallelization. [Citation Graph (, )][DBLP]


  4. Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers. [Citation Graph (, )][DBLP]


  5. The world's fastest CPU and SMP node: Some performance results from the NEC SX-9. [Citation Graph (, )][DBLP]


  6. Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers [Citation Graph (, )][DBLP]


  7. RZBENCH: Performance evaluation of current HPC architectures using low-level and application benchmarks [Citation Graph (, )][DBLP]


  8. Multi-core architectures: Complexities of performance prediction and the impact of cache topology [Citation Graph (, )][DBLP]


  9. Multicore-aware parallel temporal blocking of stencil codes for shared and distributed memory [Citation Graph (, )][DBLP]


  10. Efficient multicore-aware parallelization strategies for iterative stencil computations [Citation Graph (, )][DBLP]


  11. LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments [Citation Graph (, )][DBLP]


  12. Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters [Citation Graph (, )][DBLP]


  13. A Flexible Patch-Based Lattice Boltzmann Parallelization Approach for Heterogeneous GPU-CPU Clusters [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002