The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Aleksandar Milenkovic: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hussein Al-Zoubi, Aleksandar Milenkovic, Milena Milenkovic
    Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite. [Citation Graph (0, 0)][DBLP]
    ACM Southeast Regional Conference, 2004, pp:267-272 [Conf]
  2. Swathi Tanjore Gurumani, Aleksandar Milenkovic
    Execution characteristics of SPEC CPU2000 benchmarks: Intel C++ vs. Microsoft VC++. [Citation Graph (0, 0)][DBLP]
    ACM Southeast Regional Conference, 2004, pp:261-266 [Conf]
  3. Milena Milenkovic, Aleksandar Milenkovic, Emil Jovanov
    A framework for trusted instruction execution via basic block signature verification. [Citation Graph (0, 0)][DBLP]
    ACM Southeast Regional Conference, 2004, pp:191-196 [Conf]
  4. Zexin Pan, W. David Pan, Aleksandar Milenkovic
    Complexity-distortion tradeoffs in variable complexity 2-D DCT. [Citation Graph (0, 0)][DBLP]
    ACM Southeast Regional Conference, 2004, pp:460-465 [Conf]
  5. Chris Otto, John P. Gober, Reggie W. McMurtrey, Aleksandar Milenkovic, Emil Jovanov
    An implementation of hierarchical signal processing on wireless sensor in TinyOS environment. [Citation Graph (0, 0)][DBLP]
    ACM Southeast Regional Conference (2), 2005, pp:49-53 [Conf]
  6. Aleksandar Milenkovic, Milena Milenkovic, Jeffrey H. Kulick
    N-Tuple Compression: A Novel Method for Compression of Branch Instruction Traces. [Citation Graph (0, 0)][DBLP]
    ISCA PDCS, 2003, pp:49-54 [Conf]
  7. Milena Milenkovic, Aleksandar Milenkovic, Emil Jovanov
    Hardware support for code integrity in embedded processors. [Citation Graph (0, 0)][DBLP]
    CASES, 2005, pp:55-65 [Conf]
  8. Milena Milenkovic, Aleksandar Milenkovic, Martin Burtscher
    Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces. [Citation Graph (0, 0)][DBLP]
    DCC, 2007, pp:283-292 [Conf]
  9. Aleksandar Milenkovic, Veljko M. Milutinovic
    Cache Injection: A Novel Technique for Tolerating Memory Latency in Bus-Based SMPs. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2000, pp:558-566 [Conf]
  10. Darko Marinov, Davor Magdic, Aleksandar Milenkovic, Jelica Protic, Igor Tartalja, Veljko M. Milutinovic
    Scowl: A Tool for Characterization of Parallel Workload and its Use on Splash-2 Application Suite. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 2000, pp:207-213 [Conf]
  11. Veljko M. Milutinovic, Aleksandar Milenkovic, Gad Sheaffer
    The Cache InjectionKofetch Architecture: Initial Performance Evaluation. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1997, pp:63-64 [Conf]
  12. Aleksandar Milenkovic, David Fatzer
    Teaching IP Core Development: An Example. [Citation Graph (0, 0)][DBLP]
    MSE, 2003, pp:16-17 [Conf]
  13. Aleksandar Milenkovic, Veljko M. Milutinovic
    Cache Injection on Bus Based Multiprocessors. [Citation Graph (0, 0)][DBLP]
    Symposium on Reliable Distributed Systems, 1998, pp:341-346 [Conf]
  14. Aleksandar Milenkovic, Milena Milenkovic
    Stream-Based Trace Compression. [Citation Graph (0, 0)][DBLP]
    Computer Architecture Letters, 2003, v:2, n:, pp:- [Journal]
  15. Aleksandar Milenkovic, Chris Otto, Emil Jovanov
    Wireless sensor networks for personal health monitoring: Issues and an implementation. [Citation Graph (0, 0)][DBLP]
    Computer Communications, 2006, v:29, n:13-14, pp:2521-2533 [Journal]
  16. Jovan Djordjevic, Aleksandar Milenkovic, Nenad Grbanovic
    An Integrated Environment for Teaching Computer Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2000, v:20, n:3, pp:66-74 [Journal]
  17. Milena Milenkovic, Aleksandar Milenkovic, Emil Jovanov
    Using instruction block signatures to counter code injection attacks. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:1, pp:108-117 [Journal]
  18. Milena Milenkovic, Aleksandar Milenkovic, Jeffrey H. Kulick
    Microbenchmarks for determining branch predictor organization. [Citation Graph (0, 0)][DBLP]
    Softw., Pract. Exper., 2004, v:34, n:5, pp:465-487 [Journal]
  19. Aleksandar Milenkovic, Milena Milenkovic
    An efficient single-pass trace compression technique utilizing instruction streams. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Model. Comput. Simul., 2007, v:17, n:1, pp:- [Journal]
  20. Aleksandar Milenkovic, Veljko M. Milutinovic
    A performance evaluation of cache injection in bus-based shared memory multiprocessors. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2002, v:26, n:2, pp:51-61 [Journal]
  21. Ashkan Ashrafi, Aleksandar Milenkovic, Reza Adhami
    A 1GHz Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2766-2769 [Conf]

  22. A real-time program trace compressor utilizing double move-to-front method. [Citation Graph (, )][DBLP]


  23. An Implementation of Security Extensions for Data Integrity and Confidentiality in Soft-Core Processors. [Citation Graph (, )][DBLP]


  24. A low overhead hardware technique for software integrity and confidentiality. [Citation Graph (, )][DBLP]


  25. Experiment flows and microbenchmarks for reverse engineering of branch predictor structures. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002