The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Woei Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chia-Lung Liu, Woei Lin, Chin-Chi Wu
    Evaluation and Analysis of the Sliding-Window Parallel Packet Switch. [Citation Graph (0, 0)][DBLP]
    AINA, 2005, pp:355-358 [Conf]
  2. Ding-Jyh Tsaur, Xian-Yang Lu, Chin-Chi Wu, Woei Lin
    3D-VOQ Switch Design and Evaluation. [Citation Graph (0, 0)][DBLP]
    AINA, 2005, pp:359-362 [Conf]
  3. Chin-Chi Wu, Hsien-Ming Wu, Chia-Lung Liu, Woei Lin
    A DDRR-Based Scheduler to Achieve Proportional Delay Differentiation in Terabit Network. [Citation Graph (0, 0)][DBLP]
    AINA, 2005, pp:347-350 [Conf]
  4. Uei-Ren Chen, Chien-Hsun Wang, Woei Lin
    Average Schedule Length and Resource Selection Policies on Computational Grids. [Citation Graph (0, 0)][DBLP]
    GPC, 2006, pp:63-72 [Conf]
  5. Ding-Jyh Tsaur, Chi-Feng Tang, Chin-Chi Wu, Woei Lin
    A Threshold-Based Matching Algorithm for Photonic Clos Network Switches. [Citation Graph (0, 0)][DBLP]
    HPCC, 2005, pp:166-179 [Conf]
  6. Chia-Lung Liu, Woei Lin, Chin-Chi Wu
    Speedup Requirements for Output Queuing Emulation with a Sliding-Window Parallel Packet Switch. [Citation Graph (0, 0)][DBLP]
    International Conference on Computational Science (4), 2006, pp:49-56 [Conf]
  7. Chia-Lung Liu, Chiou Moh, Chin-Chi Wu, Woei Lin
    Performance Evaluation of the Parallel Packet Switch with a Sliding Window Scheme. [Citation Graph (0, 0)][DBLP]
    ICCSA (2), 2006, pp:1111-1120 [Conf]
  8. Ding-Jyh Tsaur, Hsuan-Kuei Cheng, Chia-Lung Liu, Woei Lin
    A Study of Matching Output Queueing with a 3D-VOQ Switch. [Citation Graph (0, 0)][DBLP]
    ICOIN, 2006, pp:429-439 [Conf]
  9. Hsien-Ming Wu, Chin-Chi Wu, Woei Lin
    SF-RED - A Novel Server-based AQM to Provide Inter-server Fairness Service. [Citation Graph (0, 0)][DBLP]
    ICPADS (1), 2006, pp:501-506 [Conf]
  10. Mazin S. Algudady, Chita R. Das, Woei Lin
    Fault-Tolerant Task Mapping Algorithms for MIN-Based Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1990, pp:445-448 [Conf]
  11. Javed I. Khan, Woei Lin, David Y. Y. Yun
    Adaptive Algorithm-Based Fault Tolerance for Parallel Computing. [Citation Graph (0, 0)][DBLP]
    ICPP (3), 1994, pp:176-183 [Conf]
  12. Javed I. Khan, Woei Lin, David Y. Y. Yun
    A Parallel Matrix Inversion Algorithm on Torus with Adaptive Pivoting. [Citation Graph (0, 0)][DBLP]
    ICPP (3), 1992, pp:69-72 [Conf]
  13. Jong Kim, Chita R. Das, Woei Lin
    A Processor Allocation Scheme for Hypercube Computers. [Citation Graph (0, 0)][DBLP]
    ICPP (2), 1989, pp:231-238 [Conf]
  14. Woei Lin, Chuan-lin Wu
    Configuring Computation Tree Topologies on a Distributed Computing System. [Citation Graph (0, 0)][DBLP]
    ICPP, 1983, pp:114-116 [Conf]
  15. Woei Lin, Chuan-lin Wu
    Design of Configuration Algorithms of Commonly-Used Topologies for a Multiprocessor : STAR. [Citation Graph (0, 0)][DBLP]
    ICPP, 1985, pp:734-741 [Conf]
  16. Woei Lin
    An Automorphism of a Class of Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    ICPP, 1986, pp:1-3 [Conf]
  17. Woei Lin
    A Dimension-Scrambling Approach to Fast Hypercube Data Permutations. [Citation Graph (0, 0)][DBLP]
    ICPP (3), 1990, pp:119-122 [Conf]
  18. Woei Lin
    Communication-Efficient Vector Manipulations on Binary N-Cubes. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1991, pp:33-39 [Conf]
  19. John J. Macaluso, Chita R. Das, Woei Lin
    A Reliability Predictor for MIN-connected Multiprocessor Systems. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1988, pp:392-399 [Conf]
  20. Tsang-Ling Sheu, Woei Lin, Chita R. Das, Mary Jane Irwin
    Distributed Fault Diagnosis in the Butterfly Parallel Processor. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1989, pp:172-175 [Conf]
  21. Woei Lin, Chuan-lin Wu
    Design of a 2 × 2 fault-tolerant switching element. [Citation Graph (0, 0)][DBLP]
    ISCA, 1982, pp:181-189 [Conf]
  22. Chin-Chi Wu, Hsien-Ming Wu, Woei Lin
    Efficient and Fair Multi-Level Packet Scheduling for Differentiated Services. [Citation Graph (0, 0)][DBLP]
    ISM, 2005, pp:201-207 [Conf]
  23. Chin-Chi Wu, Hsien-Ming Wu, Ding-Jyh Tsaur, Woei Lin
    ERP-DDRR: An Efficient and Robust Scheduler for Providing Proportional Delay Differentiation in Terabit Networks. [Citation Graph (0, 0)][DBLP]
    LCN, 2005, pp:36-43 [Conf]
  24. Hsien-Ming Wu, Chin-Chi Wu, Woei Lin
    On the Server Fairness of Congestion Control in the ISP Edge Router. [Citation Graph (0, 0)][DBLP]
    LCN, 2005, pp:234-241 [Conf]
  25. Tsang-Ling Sheu, Yuan-Bao Shieh, Woei Lin
    The selection of optimal cache lines for microprocessor-based controllers. [Citation Graph (0, 0)][DBLP]
    MICRO, 1990, pp:183-192 [Conf]
  26. Ding-Jyh Tsaur, Chin-Hsi Yu, Yan-Ping Huang, Woei Lin
    Emulating of Output Queueing using a Novel 3D-VOQ Switch. [Citation Graph (0, 0)][DBLP]
    IASTED PDCS, 2005, pp:719-724 [Conf]
  27. Chin-Chi Wu, Chiou Moh, Hsien-Ming Wu, Ding-Jyh Tsaur, Woei Lin
    Efficient and fair hierarchical packet scheduling using dynamic deficit round robin. [Citation Graph (0, 0)][DBLP]
    Communications and Computer Networks, 2005, pp:262-267 [Conf]
  28. Ding-Jyh Tsaur, Chin-Hsi Yu, Hsuan-Kuei Cheng, Chin-Chi Wu, Woei Lin
    A practical matching of output queueing with a 3D-VOQ switch. [Citation Graph (0, 0)][DBLP]
    Communications and Computer Networks, 2005, pp:244-249 [Conf]
  29. Woei Lin, Wen-Shyen E. Chen
    Configuring group-multicast rings with randomly selected nodes on binary n-cubes. [Citation Graph (0, 0)][DBLP]
    Computer Communications, 1997, v:20, n:9, pp:741-749 [Journal]
  30. Woei Lin, Wen-Shyen E. Chen
    Efficient nonblocking multicast communications on baseline networks. [Citation Graph (0, 0)][DBLP]
    Computer Communications, 1999, v:22, n:6, pp:556-567 [Journal]
  31. Chan L. Liao, Woei Lin
    Performance Analysis of General Cut-Through Switching on Buffered MIN Switches. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 2002, v:18, n:5, pp:745-762 [Journal]
  32. Woei Lin, Chuan-lin Wu
    Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:10, pp:910-916 [Journal]
  33. Woei Lin, Chuan-lin Wu
    A Distributed Resource Management Mechanism for a Partitionable Multiprocessor System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1988, v:37, n:2, pp:201-210 [Journal]
  34. Woei Lin, Chuan-lin Wu
    A Fault-Tolerant Mapping Scheme for a Configurable Multiprocessor System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:2, pp:227-237 [Journal]
  35. Woei Lin
    Manipulating General Vectors on Synchronous Binary N-Cube. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1993, v:42, n:7, pp:863-871 [Journal]
  36. Woei Lin, Tsang-Ling Sheu, Chita R. Das, Tse-Yun Feng, Chuan-lin Wu
    A Conflict-Free Routing Scheme on Multistage Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:8, pp:1086-1097 [Journal]
  37. Tsang-Ling Sheu, Woei Lin, Chita R. Das
    Distributed Fault Diagnosis in Multistage Network-Based Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1995, v:44, n:9, pp:1085-1095 [Journal]
  38. Jong Kim, Chita R. Das, Woei Lin
    A Top-Down Processor Allocation Scheme for Hypercube Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 1991, v:2, n:1, pp:20-30 [Journal]
  39. Chia-Lung Liu, Chin-Chi Wu, Woei Lin
    Speedup Requirements for Output Queuing Emulation with a Parallel Packet Switch. [Citation Graph (0, 0)][DBLP]
    J. Inf. Sci. Eng., 2007, v:23, n:6, pp:1753-1767 [Journal]
  40. Chin-Chi Wu, Hsien-Ming Wu, Woei Lin
    Delivering relative differentiated services in future high-speed networks using hierarchical dynamic deficit round robin. [Citation Graph (0, 0)][DBLP]
    Multimedia Syst., 2007, v:13, n:3, pp:205-221 [Journal]

  41. A Frame-Based Architecture with Shared Buffers for Slotted Optical Packet Switching. [Citation Graph (, )][DBLP]


  42. Distributed circuit switching starnet. [Citation Graph (, )][DBLP]


  43. Characteristic Approximation for Resources on Computational Grids. [Citation Graph (, )][DBLP]


  44. An Adjustable Target Coverage Method in Directional Sensor Networks. [Citation Graph (, )][DBLP]


  45. Emulating output queueing with parallel packet switches. [Citation Graph (, )][DBLP]


  46. High-performance packet scheduling to provide relative delay differentiation in future high-speed networks. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002