The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vladislav Musil: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Roman Prokop, Vladislav Musil
    Modular approach to design of modern circuit blocks for current signal processing and new device CCTA. [Citation Graph (0, 0)][DBLP]
    SIP, 2005, pp:495-499 [Conf]
  2. Juraj Povazanec, Vladislav Musil
    Fault and test-process modelling for integrated circuits. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 1997, v:43, n:1-5, pp:123-127 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002