The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Scot W. Hornick: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gianfranco Bilardi, Scot W. Hornick, Majid Sarrafzadeh
    Optimal VLSI Architectures for Multidimensional DFT. [Citation Graph (0, 0)][DBLP]
    SPAA, 1989, pp:265-272 [Conf]
  2. Scot W. Hornick, Franco P. Preparata
    Deterministic P-RAM Simulation with Constant Redundancy. [Citation Graph (0, 0)][DBLP]
    SPAA, 1989, pp:103-109 [Conf]
  3. Scot W. Hornick, Majid Sarrafzadeh
    On Problem Transformability in VLSI. [Citation Graph (0, 0)][DBLP]
    Algorithmica, 1987, v:2, n:, pp:97-111 [Journal]
  4. Scot W. Hornick
    IBM 709 Tape Matrix Compiler. [Citation Graph (0, 0)][DBLP]
    Commun. ACM, 1959, v:2, n:9, pp:31-32 [Journal]
  5. Scot W. Hornick, Franco P. Preparata
    Deterministic P-RAM Simulation with Constant Redundancy [Citation Graph (0, 0)][DBLP]
    Inf. Comput., 1991, v:92, n:1, pp:81-96 [Journal]
  6. Scot W. Hornick, Sanjeev R. Maddila, Ernst P. Mücke, Harald Rosenberger, Steven Skiena, Ioannis G. Tollis
    Searching on a Tape. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1990, v:39, n:10, pp:1265-1272 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002