The SCEAS System
| |||||||

## Search the dblp DataBase
Chiou-Yng Lee:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Chiou-Yng Lee, Yung-Hui Chen
**Low-Complexity Parallel Systolic Architectures for Computing Multiplication and Squaring over FG(2**[Citation Graph (0, 0)][DBLP]^{m}). AINA Workshops (1), 2007, pp:906-911 [Conf] - Chiou-Yng Lee, Chung-Jyi Chang
**Low-complexity linear array multiplier for normal basis of type-II.**[Citation Graph (0, 0)][DBLP] ICME, 2004, pp:1515-1518 [Conf] - Chiou-Yng Lee, Erl-Huei Lu, Jau-Yien Lee
**New bit-parallel systolic multipliers for a class of GF(2m).**[Citation Graph (0, 0)][DBLP] ISCAS (4), 2001, pp:578-581 [Conf] - Che Wun Chiou, Chiou-Yng Lee
**Multiplexer-based double-exponentiation for normal basis of GF(2**[Citation Graph (0, 0)][DBLP]^{m}). Computers & Security, 2005, v:24, n:1, pp:83-86 [Journal] - Chiou-Yng Lee, Jenn-Shyong Horng, I-Chang Jou
**Low-Complexity Bit-Parallel Multiplier over GF(2**[Citation Graph (0, 0)][DBLP]^{m}) Using Dual Basis Representation. J. Comput. Sci. Technol., 2006, v:21, n:6, pp:887-892 [Journal] - Chiou-Yng Lee, Jenn-Shyong Horng, I-Chang Jou, Erl-Huei Lu
**Low-Complexity Bit-Parallel Systolic Montgomery Multipliers for Special Classes of GF(2**[Citation Graph (0, 0)][DBLP]^{m}). IEEE Trans. Computers, 2005, v:54, n:9, pp:1061-1070 [Journal] - Chiou-Yng Lee, Erl-Huei Lu, Jau-Yien Lee
**Bit-Parallel Systolic Multipliers for GF(2m) Fields Defined by All-One and Equally Spaced Polynomials.**[Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2001, v:50, n:5, pp:385-393 [Journal] - Chiou-Yng Lee, Yung-Hui Chen, Che Wun Chiou, Jim-Min Lin
**Unified Parallel Systolic Multiplier Over**[Citation Graph (0, 0)][DBLP]*GF*(2^{m}). J. Comput. Sci. Technol., 2007, v:22, n:1, pp:28-38 [Journal] - Chiou-Yng Lee, Che Wun Chiou, Jim-Min Lin
**Low-complexity bit-parallel dual basis multipliers using the modified Booth's algorithm.**[Citation Graph (0, 0)][DBLP] Computers & Electrical Engineering, 2005, v:31, n:7, pp:444-459 [Journal] - Chiou-Yng Lee, Che Wun Chiou, Jim-Min Lin
**Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2**[Citation Graph (0, 0)][DBLP]^{m}). J. Electronic Testing, 2005, v:21, n:5, pp:539-549 [Journal] - Chiou-Yng Lee, Che Wun Chiou, Jim-Min Lin
**Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2**[Citation Graph (0, 0)][DBLP]^{m}). J. Electronic Testing, 2006, v:22, n:2, pp:143-150 [Journal] **Concurrent Error Detection in Digit-Serial Normal Basis Multiplication over GF(2m).**[Citation Graph (, )][DBLP]**Concurrent Error Detection in Shifted Dual Basis Multiplier over GF(2m) Using Cyclic Code Approach.**[Citation Graph (, )][DBLP]**An optimized design for serial-parallel finite field multiplication over**[Citation Graph (, )][DBLP]*GF*(2^{m}) based on all-one polynomials.**New Bit-Parallel Systolic Multiplier over GF(2m) Using The Modified Booth's Algorithm.**[Citation Graph (, )][DBLP]**Low-complexity systolic multiplier over GF(2/sup m/) using weakly dual basis.**[Citation Graph (, )][DBLP]**Combined circuit architecture for computing normal basis and montgomery multiplications over GF(2**[Citation Graph (, )][DBLP]^{m}).**Efficient Bit-Parallel Multipliers in Composite Fields.**[Citation Graph (, )][DBLP]
Search in 0.023secs, Finished in 0.024secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |