Search the dblp DataBase

Publications of Author

1. Subhadeep Banik, Daibashish Gangopadhyay, T. K. Bhattacharyya
   A Low Power 1.8 V 4-Bit 400-MHz Flash ADC in 0.18µ Digital CMOS. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2006, pp:69-74 [Conf]
   
2. T. K. Bhattacharyya, Shreyas Sen, Debashis Mandal, S. K. Lahiri
   Development of a Wireless Integrated Toxic and Explosive MEMS Based Gas Sensor. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2006, pp:721-724 [Conf]
   
3. Amlan Ghosh, Bevin G. Perumana, Ashudeb Dutta, Padmanava Sen, Yogesh Kumar, Vipul Garg, T. K. Bhattacharyya, Nirmal B. Chakrabarti
   Design and Implementation of 935 MHz FM Transceiver for Radio Telemetry and 2.45 GHz Direct AQPSK Transmitter in CMOS. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2004, pp:404-409 [Conf]
   
4. Prabir K. Saha, Ashudeb Dutta, A. Patra, T. K. Bhattacharyya
   Design of a 1 V Low Power 900 MHz QVCO. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2006, pp:57-62 [Conf]
   
5. Saurabh Kumar Singh, T. K. Bhattacharyya, Ashudeb Dutta
   Fully Integrated CMOS Frequency Synthesizer for ZigBee Applications. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2005, pp:780-783 [Conf]
   
6. Debashis Mandal, T. K. Bhattacharyya
   7.95mW 2.4GHz Fully-Integrated CMOS Integer N Frequency Synthesizer. [Citation Graph (0, 0)][DBLP]
   VLSI Design, 2007, pp:156-164 [Conf]
   
7. 
   Behavioral Modeling of a CMOS Compatible High Precision MEMS Based Electron Tunneling Accelerometer. [Citation Graph (, )][DBLP]
   
   
8. 
   A Low Power Architecture to Extend the Tuning Range of a Quadrature Clock. [Citation Graph (, )][DBLP]