The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

K. Biswas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. K. Biswas, S. Rai
    Testable Realizations of CMOS Combinatorial Circuits for Voltage and Current Testing. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1994, pp:197-202 [Conf]
  2. S. Kal, S. Das, D. K. Maurya, K. Biswas, A. Ravi Sankar, S. K. Lahiri
    CMOS compatible bulk micromachined silicon piezoresistive accelerometer with low off-axis sensitivity. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2006, v:37, n:1, pp:22-30 [Journal]
  3. K. Biswas, S. Das, D. K. Maurya, S. Kal, S. K. Lahiri
    Bulk micromachining of silicon in TMAH-based etchants for aluminum passivation and smooth surface. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2006, v:37, n:4, pp:321-327 [Journal]
  4. K. Biswas, S. Kal
    Etch characteristics of KOH, TMAH and dual doped TMAH for bulk micromachining of silicon. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2006, v:37, n:6, pp:519-525 [Journal]
  5. K. Biswas, S. Das, S. Kal
    Analysis and prevention of convex corner undercutting in bulk micromachined silicon microstructures. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2006, v:37, n:8, pp:765-769 [Journal]

Search in 0.025secs, Finished in 0.025secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002