The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

M. Emadi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. F. Farbiz, M. Farazian, M. Emadi, K. Sadeghi
    Sizing Consideration for Leakage Control Transistor. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:639-641 [Conf]
  2. K. Sadeghi, M. Emadi, F. Farbiz
    Using Level Restoring Method for Dual Supply Voltage. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:601-605 [Conf]

  3. Bistatic Ambiguity Function and DOA Estimation for PCL Radar. [Citation Graph (, )][DBLP]


  4. Optimum Supply and Threshold Voltages and Transistor Sizing Effects on Low Power SOI Circuit Design. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002