The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

M. S. Gaur: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. M. S. Gaur, Mark Zwolinski
    Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:901-906 [Conf]
  2. Y. Narahari, N. Hemachandra, M. S. Gaur
    Transient analysis of multiclass manufacturing systems with priority scheduling. [Citation Graph (0, 0)][DBLP]
    Computers & OR, 1997, v:24, n:5, pp:387-398 [Journal]
  3. Mark Zwolinski, M. S. Gaur
    Integrating testability with design space exploration. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2003, v:43, n:5, pp:685-693 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002