The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Fran Hanchek: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Fran Hanchek, Shantanu Dutt
    Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1996, pp:225-229 [Conf]
  2. Fran Hanchek, Shantanu Dutt
    Methodologies for Tolerating Cell and Interconnect Faults in FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:1, pp:15-33 [Journal]
  3. Shantanu Dutt, Fran Hanchek
    REMOD: a new methodology for designing fault-tolerant arithmetic circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1997, v:5, n:1, pp:34-56 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002