The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Doug A. Edwards: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tiberiu Chelcea, Steven M. Nowick, Andrew Bardsley, Doug Edwards
    A Burst-Mode Oriented Back-End for the Balsa Synthesis System. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:330-337 [Conf]
  2. Luis A. Plana, Sam Taylor, Doug Edwards
    Attacking Control Overhead to Improve Synthesised Asynchronous Circuit Performance. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:703-710 [Conf]
  3. Nitin Gupta, Doug A. Edwards
    Synthesis of Asynchronous Circuits Using Early Data Validity. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:799-803 [Conf]
  4. Doug Edwards, Andrew Bardsley
    Balsa: An Asynchronous Hardware Synthesis Language. [Citation Graph (0, 0)][DBLP]
    Comput. J., 2002, v:45, n:1, pp:12-18 [Journal]
  5. Luis A. Plana, Doug Edwards, Sam Taylor, Luis A. Tarazona, Andrew Bardsley
    Performance-driven syntax-directed synthesis of asynchronous processors. [Citation Graph (0, 0)][DBLP]
    CASES, 2007, pp:43-47 [Conf]

  6. Teak: A Token-Flow Implementation for the Balsa Language. [Citation Graph (, )][DBLP]


  7. A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002