The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yu-Shiang Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yu-Shiang Lin, Dennis Sylvester
    A New Asymmetric Skewed Buffer Design for Runtime Leakage Power Reduction. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:824-827 [Conf]

  2. Runtime leakage power estimation technique for combinational circuits. [Citation Graph (, )][DBLP]


  3. Low-voltage circuit design for widespread sensing applications. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002