The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Srinath Chavali: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ashok K. Murugavel, N. Ranganathan, Ramamurti Chandramouli, Srinath Chavali
    Average Power in Digital CMOS Circuits using Least Square Estimation. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2001, pp:215-220 [Conf]
  2. Ashok K. Murugavel, N. Ranganathan, Ramamurti Chandramouli, Srinath Chavali
    Least-square estimation of average power in digital CMOS circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:1, pp:55-58 [Journal]

Search in 0.014secs, Finished in 0.014secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002