The SCEAS System
Navigation Menu

Search the dblp DataBase


Rohit Pandey: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rohit Pandey, Santanu Chattopadhyay
    Low Power Technology Mapping for LUT based FPGA "A Genetic Algorithm Approach". [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2003, pp:79-84 [Conf]
  2. Rohit Pandey, Michael L. Bushnell
    Architecture for Variable-Length Combined FFT, DCT, and MWT Transform Hardware for a Multi-ModeWireless System. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:121-126 [Conf]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002