The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bupesh Pandita: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bupesh Pandita, Subir K. Roy
    Design and Implementation of Viterbi Decoder Using FPGAs. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1999, pp:611-0 [Conf]
  2. Bupesh Pandita, K. W. Martin
    Designing Complex Delta Sigma Modulators with Signal-Transfer Functions having Good Stop-Band Attenuation. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3626-3629 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002