|
Search the dblp DataBase
Rajendra M. Patrikar:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Rajendra M. Patrikar, Olivier Peyran
Design Planning for Uniform Thermal Distribution. [Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:541-544 [Conf]
- Shantanu A. Bhalerao, Abhishek V. Chaudhary, Rajendra M. Patrikar
A CMOS Low Voltage Charge Pump. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:941-946 [Conf]
- Sanjiv Kumar Mangal, Raghavendra B. Deshmukh, Rahul M. Badghare, R. M. Patrikar
FPGA Implementation of Low Power Parallel Multiplier. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:115-120 [Conf]
- Rajendra M. Patrikar, K. Murali, Li Er Ping
Thermal distribution calculations for block level placement in embedded systems. [Citation Graph (0, 0)][DBLP] Microelectronics Reliability, 2004, v:44, n:1, pp:129-134 [Journal]
- Ravindra V. Kshirsagar, Rajendra M. Patrikar
Design of a Reconfigurable Multiprocessor Core for Higher Performance and Reliability of Embedded Systems. [Citation Graph (0, 0)][DBLP] VLSI-SoC, 2006, pp:251-254 [Conf]
Classification Techniques for Sensor data and Clustering Architecture for Wireless Sensor Networks. [Citation Graph (, )][DBLP]
Classification Techniques with Cooperative Routing for Industrial Wireless Sensor Networks. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|