The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

T. K. Priya: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. T. K. Priya, K. Sridharan
    An Efficient Algorithm to Construct Reduced Visibility Graph and Its FPGA Implementation. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:1057-1062 [Conf]
  2. K. Sridharan, T. K. Priya
    A parallel algorithm for constructing reduced visibility graph and its FPGA implementation. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:10, pp:635-644 [Journal]
  3. T. K. Priya, P. Rajesh Kumar, K. Sridharan
    A hardware-efficient scheme and FPGA realization for computation of single pair shortest path for a mobile automaton. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:7, pp:413-424 [Journal]
  4. T. K. Priya, K. Sridharan
    A parallel algorithm, architecture and FPGA realization for high speed determination of the complete visibility graph for convex objects. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:1, pp:1-14 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002