The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Sourav Roy: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ashish Mathur, Sourav Roy, Rajat Bhatia, Arup Chakraborty, Vijay Bhargava, Jatin Bhartia
    JouleQuest: An Accurate Power Model for the StarCore DSP Platform. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:521-526 [Conf]
  2. Sourav Roy, Santiago Schnell, Predrag Radivojac
    Unraveling the nature of the segmentation clock: Intrinsic disorder of clock proteins and their interaction map. [Citation Graph (0, 0)][DBLP]
    Computational Biology and Chemistry, 2006, v:30, n:4, pp:241-248 [Journal]

  3. Dynamically Filtering Thread-Local Variables in Lazy-Lazy Hardware Transactional Memory. [Citation Graph (, )][DBLP]


  4. QuickTM: A Hardware Solution to a High Performance Unbounded Transactional Memory. [Citation Graph (, )][DBLP]


  5. An accurate Energy estimation framework for VLIW Processor Cores. [Citation Graph (, )][DBLP]


  6. Clock gate on abort: Towards energy-efficient hardware Transactional Memory. [Citation Graph (, )][DBLP]


  7. H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002