|
Search the dblp DataBase
Chia-Fang Lee:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jin-Tai Yan, Chia-Fang Lee, Yen-Hsiang Chen
Dynamic Tree Reconstruction with Application to Timing-Constrained Congestion-Driven Global Routing. [Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:147-152 [Conf]
- Jin-Tai Yan, Bo-Yi Chiang, Chia-Fang Lee
Timing-constrained yield-driven wire sizing for critical area minimization. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
- Jin-Tai Yan, Yen-Hsiang Chen, Chia-Fang Lee, Ming-Ching Huang
Multilevel timing-constrained full-chip routing in hierarchical quad-grid model. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Search in 0.001secs, Finished in 0.001secs
|