The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ashesh Rastogi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ashesh Rastogi, Wei Chen, Alodeep Sanyal, Sandip Kundu
    An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Based on Loading Effect. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:583-588 [Conf]
  2. Ashesh Rastogi, Wei Chen, Sandip Kundu
    On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:712-715 [Conf]
  3. Ashesh Rastogi, Kunal P. Ganeshpure, Sandip Kundu
    A Study on Impact of Leakage Current on Dynamic Power. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1069-1072 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002