The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kiran K. Gunnam: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kiran K. Gunnam, Gwan S. Choi, Mark B. Yeary
    A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:738-743 [Conf]
  2. Kiran K. Gunnam, Gwan Choi, Weihuang Wang, Mark B. Yeary
    Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1645-1648 [Conf]

  3. VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax. [Citation Graph (, )][DBLP]


  4. Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002