The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Junho Cho: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chulhan Lee, Junho Cho, Kyoungsu Oh
    Hardware-accelerated jaggy-free visual hulls with silhouette maps. [Citation Graph (0, 0)][DBLP]
    VRST, 2006, pp:87-90 [Conf]
  2. Chulhan Lee, Junho Cho, Kyoungsu Oh
    Visual Hull with Silhouette Maps. [Citation Graph (0, 0)][DBLP]
    HCI (14), 2007, pp:88-96 [Conf]
  3. Junho Cho, Hoseok Chang, Wonyong Sung
    An FPGA based SIMD processor with a vector memory unit. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  4. Software implementation of Chien search process for strong BCH codes. [Citation Graph (, )][DBLP]


  5. Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit. [Citation Graph (, )][DBLP]


  6. Low-power implementation of a high-throughput LDPC decoder for IEEE 802.11N standard. [Citation Graph (, )][DBLP]


  7. SIMD processor based implementation of recursive filtering equations. [Citation Graph (, )][DBLP]


  8. Massively parallel implementation of cyclic LDPC codes on a general purpose graphics processing unit. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002