The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Wolfgang Puffitsch: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Martin Jankela, Wolfgang Puffitsch, Wolfgang Huber
    Towards a Rapid Prototyping Framework for Architecture Exploration in Embedded Systems. [Citation Graph (0, 0)][DBLP]
    WISES, 2004, pp:117-127 [Conf]

  2. Decoupled root scanning in multi-processor systems. [Citation Graph (, )][DBLP]


  3. Towards Time-Predictable Data Caches for Chip-Multiprocessors. [Citation Graph (, )][DBLP]


  4. picoJava-II in an FPGA. [Citation Graph (, )][DBLP]


  5. Non-blocking object copy for real-time garbage collection. [Citation Graph (, )][DBLP]


  6. Non-blocking root scanning for real-time garbage collection. [Citation Graph (, )][DBLP]


  7. Data caching, garbage collection, and the Java memory model. [Citation Graph (, )][DBLP]


  8. WCET driven design space exploration of an object cache. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002