Search the dblp DataBase

Publications of Author

1. Chia-Chun Tsai, Jan-Ou Wu, Chung-Chieh Kuo, Trong-Yen Lee, Wen-Ta Lee
   Zero-Skew Driven for RLC Clock Tree Construction in SoC. [Citation Graph (0, 0)][DBLP]
   ICITA (1), 2005, pp:561-566 [Conf]
   
2. Chia-Chun Tsai, Jan-Ou Wu, Chien-Wen Kao, Trong-Yen Lee, Rong-Shue Hsiao
   Coupling aware RLC-based clock routings for crosstalk minimization. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2006, pp:- [Conf]
   
3. Chia-Chun Tsai, Hann-Cheng Huang, Trong-Yen Lee, Wen-Ta Lee, Jan-Ou Wu
   Using Stack Reconstruction on RTL Orthogonal Scan Chain Design. [Citation Graph (0, 0)][DBLP]
   J. Inf. Sci. Eng., 2006, v:22, n:6, pp:1585-1599 [Journal]
   
4. 
   Propagation Delay Minimization on RLC-Based Bus with Repeater Insertion. [Citation Graph (, )][DBLP]
   
   
5. 
   Tapping Point Numerical-Based Search for Exact Zero-Skew RLC Clock Tree Construction. [Citation Graph (, )][DBLP]
   
   
6. 
   X-clock routing based on pattern matching. [Citation Graph (, )][DBLP]