Peter M. Maurer Mapping the Data Flow Model of Computation into an Enhanced Von Neumann Processor. [Citation Graph (0, 0)][DBLP] ICPP (1), 1988, pp:235-239 [Conf]
Peter M. Maurer The Design and Implementation of a Grammar-based Data Generator. [Citation Graph (0, 0)][DBLP] Softw., Pract. Exper., 1992, v:22, n:3, pp:223-244 [Journal]
Peter M. Maurer Converting command-line applications into binary components. [Citation Graph (0, 0)][DBLP] Softw., Pract. Exper., 2005, v:35, n:8, pp:787-797 [Journal]
Peter M. Maurer Efficient event-driven simulation by exploiting the output observability of gate clusters. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:11, pp:1471-1486 [Journal]
Peter M. Maurer Scheduling blocks of hierarchical compiled simulation of combinational circuits. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:2, pp:184-192 [Journal]
Peter M. Maurer Two new techniques for unit-delay compiled simulation. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:9, pp:1120-1130 [Journal]
Peter M. Maurer The shadow algorithm: a scheduling technique for both compiled and interpreted simulation. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:9, pp:1411-1413 [Journal]
Peter M. Maurer The inversion algorithm for digital simulation. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:7, pp:762-769 [Journal]
Peter M. Maurer, Yun Sik Lee Gateways: a technique for adding event-driven behavior to compiled simulations. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:3, pp:338-352 [Journal]