The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bharat L. Bhuva: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Neeraj Kaul, Gautam Biswas, Bharat L. Bhuva
    Multi-level qualitative reasoning applied to CMOS digital circuits. [Citation Graph (0, 0)][DBLP]
    AI in Engineering, 1992, v:7, n:3, pp:125-137 [Journal]
  2. Bharat L. Bhuva, John J. Paulos, Ronald S. Gyurcsik, Sherra E. Kerns
    Switch-level simulation of total dose effects on CMOS VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:9, pp:933-938 [Journal]
  3. Venkata S. Rangavajjhala, Bharat L. Bhuva, Sherra E. Kerns
    Statistical degradation analysis of digital CMOS IC's. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:6, pp:837-844 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002