The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Pao-Ann Hsiung: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Farn Wang, Pao-Ann Hsiung
    Parametric Analysis of Computer Systems. [Citation Graph (0, 0)][DBLP]
    AMAST, 1997, pp:539-553 [Conf]
  2. Pao-Ann Hsiung, Shang-Wei Lin
    Formal Design and Verification of Real-Time Embedded Software. [Citation Graph (0, 0)][DBLP]
    APLAS, 2004, pp:382-397 [Conf]
  3. Pao-Ann Hsiung, Trong-Yen Lee, Feng-Shi Su
    Formal Synthesis and Code Generation of Real-Time Embedded Software using Time-Extended Quasi-Static Scheduling. [Citation Graph (0, 0)][DBLP]
    APSEC, 2002, pp:395-404 [Conf]
  4. Pao-Ann Hsiung, Win-Bin See, Trong-Yen Lee, Jih-Ming Fu, Sao-Jie Chen
    Formal Verification of Embedded Real-Time Software in Component-Based Application Frameworks. [Citation Graph (0, 0)][DBLP]
    APSEC, 2001, pp:71-78 [Conf]
  5. Te-Chang Lee, Pao-Ann Hsiung
    Mutation Coverage Estimation for Model Checking. [Citation Graph (0, 0)][DBLP]
    ATVA, 2004, pp:354-368 [Conf]
  6. Pao-Ann Hsiung, Shang-Wei Lin, Yean-Ru Chen, Chun-Hsian Huang, Jia-Jen Yeh, Hong-Yu Sun, Chao-Sheng Lin, Hsiao-Win Liao
    Model Checking Timed Systems with Urgencies. [Citation Graph (0, 0)][DBLP]
    ATVA, 2006, pp:67-81 [Conf]
  7. Shang-Wei Lin, Pao-Ann Hsiung, Chun-Hsian Huang, Yean-Ru Chen
    Model Checking Prioritized Timed Automata. [Citation Graph (0, 0)][DBLP]
    ATVA, 2005, pp:370-384 [Conf]
  8. Feng-Shi Su, Pao-Ann Hsiung
    Extended quasi-static scheduling for formal synthesis and code generation of embedded software. [Citation Graph (0, 0)][DBLP]
    CODES, 2002, pp:211-216 [Conf]
  9. Pao-Ann Hsiung
    Formal synthesis and code generation of embedded real-time software. [Citation Graph (0, 0)][DBLP]
    CODES, 2001, pp:208-213 [Conf]
  10. Pao-Ann Hsiung
    Timing coverification of concurrent embedded real-time systems. [Citation Graph (0, 0)][DBLP]
    CODES, 1999, pp:110-114 [Conf]
  11. Pao-Ann Hsiung, Cheng-Yi Lin
    Synthesis of real-time embedded software with local and global deadlines. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2003, pp:114-119 [Conf]
  12. Pao-Ann Hsiung
    Concurrent Embedded Real-Time Software Verification. [Citation Graph (0, 0)][DBLP]
    COMPSAC, 2000, pp:516-521 [Conf]
  13. Yuan-Hsiu Chen, Pao-Ann Hsiung
    Hardware Task Scheduling and Placement in Operating Systems for Dynamically Reconfigurable SoC. [Citation Graph (0, 0)][DBLP]
    EUC, 2005, pp:489-498 [Conf]
  14. Pao-Ann Hsiung, Shang-Wei Lin
    Automatic Synthesis and Verification of Real-Time Embedded Software. [Citation Graph (0, 0)][DBLP]
    EUC, 2004, pp:12-21 [Conf]
  15. Chih-Hao Tseng, Pao-Ann Hsiung
    UML-Based Design Flow and Partitioning Methodology for Dynamically Reconfigurable Computing Systems. [Citation Graph (0, 0)][DBLP]
    EUC, 2005, pp:479-488 [Conf]
  16. Pao-Ann Hsiung
    Formal Synthesis and Control of Soft Embedded Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    FORTE, 2001, pp:35-52 [Conf]
  17. Pao-Ann Hsiung, Yen-Hung Lin
    Modeling and Verification of Safety-Critical Systems Using Safecharts. [Citation Graph (0, 0)][DBLP]
    FORTE, 2005, pp:290-304 [Conf]
  18. Pao-Ann Hsiung, Farn Wang
    User-Friendly Verification. [Citation Graph (0, 0)][DBLP]
    FORTE, 1999, pp:279-294 [Conf]
  19. Farn Wang, Pao-Ann Hsiung
    Automatic Verification on the Large. [Citation Graph (0, 0)][DBLP]
    HASE, 1998, pp:134-141 [Conf]
  20. Pao-Ann Hsiung
    High Level Design Reuse through Fuzzy Learning. [Citation Graph (0, 0)][DBLP]
    IC-AI, 1999, pp:658-661 [Conf]
  21. Jih-Ming Fu, Win-Bin See, Pao-Ann Hsiung, Jen-Ming Chao, Sao-Jie Chen
    A Java-Based Distributed System Framework for Real-Time Development. [Citation Graph (0, 0)][DBLP]
    ICDCS Workshop on Distributed Real-Time Systems, 2000, pp:0-0 [Conf]
  22. Trong-Yen Lee, Pao-Ann Hsiung, Sao-Jie Chen
    TCN: Scalable Hierarchical Hypercubes. [Citation Graph (0, 0)][DBLP]
    ICPADS, 2002, pp:11-16 [Conf]
  23. Pao-Ann Hsiung, Trong-Yen Lee, Win-Bin See, Jih-Ming Fu, Sao-Jie Chen
    VERTAF: An Object-Oriented Application Framework for Embedded Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    Symposium on Object-Oriented Real-Time Distributed Computing, 2002, pp:322-329 [Conf]
  24. Pao-Ann Hsiung
    Parallel Object-Oriented Synthesis Methodology. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1999, pp:2073-2076 [Conf]
  25. Trong-Yen Lee, Pao-Ann Hsiung, Sao-Jie Chen
    A Case Study in Hardware-Software Codesign of Distributed Systems - Vehicle Parking Management System. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1999, pp:2982-2987 [Conf]
  26. Pao-Ann Hsiung, Feng-Shi Su, Chuen-Hau Gao, Shu-Yu Cheng, Yu-Ming Chang
    Verifiable Embedded Real-Time Application Framework. [Citation Graph (0, 0)][DBLP]
    IEEE Real Time Technology and Applications Symposium, 2001, pp:109-110 [Conf]
  27. Pao-Ann Hsiung, Shang-Wei Lin
    Model Checking Timed Systems with Priorities. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2005, pp:539-544 [Conf]
  28. Pao-Ann Hsiung, Cheng-Yi Lin, Trong-Yen Lee
    Quasi-Dynamic Scheduling for the Synthesis of Real-Time Embedded Software with Local and Global Deadlines. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2003, pp:229-243 [Conf]
  29. Pao-Ann Hsiung, Farn Wang
    A State Graph Manipulator Tool for Real-Time System Specification and Verification. [Citation Graph (0, 0)][DBLP]
    RTCSA, 1998, pp:181-188 [Conf]
  30. Pao-Ann Hsiung, Farn Wang, Ruey-Cheng Chen
    On the verification of Wireless Transaction Protocol using SGM and RED. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2000, pp:379-383 [Conf]
  31. Pao-Ann Hsiung, Farn Wang, Yue-Sun Kuo
    Verification of Concurrent Client-Server Real-Time Scheduling Systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 1999, pp:228-235 [Conf]
  32. Trong-Yen Lee, Pao-Ann Hsiung, I-Mu Wu, Feng-Shi Su
    RESS: Real-Time Embedded Software Synthesis and Prototyping Methodology. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2003, pp:529-544 [Conf]
  33. Win-Bin See, Pao-Ann Hsiung, Trong-Yen Lee, Sao-Jie Chen
    Software Platform for Embedded Software Development. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2003, pp:545-557 [Conf]
  34. Pao-Ann Hsiung, Yen-Hung Lin
    Model-based Verification of Safety-Critical Systems. [Citation Graph (0, 0)][DBLP]
    SEKE, 2005, pp:596-601 [Conf]
  35. Pao-Ann Hsiung, Farn Wang, Yue-Sun Kuo
    Scheduling System Verification. [Citation Graph (0, 0)][DBLP]
    TACAS, 1999, pp:19-33 [Conf]
  36. Pao-Ann Hsiung, Shu-Yu Cheng
    Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2003, pp:249-254 [Conf]
  37. Pao-Ann Hsiung, Feng-Shi Su
    Synthesis of Real-Time Embedded Software by Timed Quasi-Static Scheduling. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2003, pp:579-584 [Conf]
  38. Pao-Ann Hsiung, Trong-Yen Lee, Sao-Jie Chen
    Object-Oriented Technology Transfer to Multiprocessor System-Level Synthesis. [Citation Graph (0, 0)][DBLP]
    TOOLS (24), 1997, pp:284-293 [Conf]
  39. Pao-Ann Hsiung
    Parallel Object-Oriented Synthesis Environment Based On Message-Passing. [Citation Graph (0, 0)][DBLP]
    TOOLS (27), 1998, pp:251-0 [Conf]
  40. Pao-Ann Hsiung
    RTFrame: An Object-Oriented Application Framework for Real-Time Applications. [Citation Graph (0, 0)][DBLP]
    TOOLS (27), 1998, pp:138-147 [Conf]
  41. Pao-Ann Hsiung, Chuen-Hau Gao
    Formal Synthesis of Real-Time Embedded Software by Time-Memory Scheduling of Colored Time Petri Nets. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2002, v:65, n:6, pp:- [Journal]
  42. Pao-Ann Hsiung, Hsin-Chieh Kao
    Device-Centric Low-Power Scheduling for Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    International Journal of Software Engineering and Knowledge Engineering, 2005, v:15, n:2, pp:461-466 [Journal]
  43. Yean-Ru Chen, Pao-Ann Hsiung
    Automatic Failure Analysis Using Safecharts. [Citation Graph (0, 0)][DBLP]
    International Journal of Software Engineering and Knowledge Engineering, 2007, v:17, n:1, pp:57-78 [Journal]
  44. Pao-Ann Hsiung, Trong-Yen Lee, Jih-Ming Fu, Win-Bin See
    SESAG: an object-oriented application framework for real-time systems. [Citation Graph (0, 0)][DBLP]
    Softw., Pract. Exper., 2005, v:35, n:10, pp:899-921 [Journal]
  45. Farn Wang, Pao-Ann Hsiung
    Efficient and User-Friendly Verification. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2002, v:51, n:1, pp:61-83 [Journal]
  46. Pao-Ann Hsiung, Yean-Ru Chen, Yen-Hung Lin
    Model Checking Safety-Critical Systems Using Safecharts. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2007, v:56, n:5, pp:692-705 [Journal]
  47. Pao-Ann Hsiung
    CMAPS: a cosynthesis methodology for application-oriented parallel systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2000, v:5, n:1, pp:51-81 [Journal]
  48. Pao-Ann Hsiung
    POSE: a parallel object-oriented synthesis environment. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2001, v:6, n:1, pp:67-92 [Journal]
  49. Pao-Ann Hsiung, Chung-Hwang Chen, Trong-Yen Lee, Sao-Jie Chen
    ICOS: an intelligent concurrent object-oriented synthesis methodology for multiprocessor systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:2, pp:109-135 [Journal]
  50. Pao-Ann Hsiung, Shang-Wei Lin, Chih-Hao Tseng, Trong-Yen Lee, Jih-Ming Fu, Win-Bin See
    VERTAF: An Application Framework for the Design and Verification of Embedded Real-Time Software. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 2004, v:30, n:10, pp:656-674 [Journal]
  51. Pao-Ann Hsiung, Chun-Hsian Huang, Chih-Feng Liao
    Perfecto: A Systemc-Based Performance Evaluation Framework for Dynamically Partially Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2006, pp:1-6 [Conf]
  52. Chun-Hsian Huang, Kai-Jung Shih, Chao-Sheng Lin, Shih-Shiue Chang, Pao-Ann Hsiung
    Dynamically Swappable Hardware Design in Partially Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2742-2745 [Conf]
  53. Yean-Ru Chen, Pao-Ann Hsiung, Sao-Jie Chen
    Modeling and Automatic Failure Analysis of Safety-Critical Systems Using Extended Safecharts. [Citation Graph (0, 0)][DBLP]
    SAFECOMP, 2007, pp:451-464 [Conf]
  54. Pao-Ann Hsiung, Sao-Jie Chen, Tsung-Chien Hu, Shih-Chiang Wang
    PSM: an object-oriented synthesis approach to multiprocessor system design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1996, v:4, n:1, pp:83-97 [Journal]

  55. Energy efficient co-scheduling in dynamically reconfigurable systems. [Citation Graph (, )][DBLP]


  56. A Model-Driven Multicore Software Development Environment for Embedded System. [Citation Graph (, )][DBLP]


  57. Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip. [Citation Graph (, )][DBLP]


  58. Hardware-software coverification of concurrent embedded real-time systems. [Citation Graph (, )][DBLP]


  59. Real-Time Embedded Software Design for Mobile and Ubiquitous Systems. [Citation Graph (, )][DBLP]


  60. Compositional Automata Reduction with Non-critical Path Slicing. [Citation Graph (, )][DBLP]


  61. Exploiting Hardware and Software Low Power Techniques for Energy Efficient Co-scheduling in Dynamically Reconfigurable Systems. [Citation Graph (, )][DBLP]


  62. VERTAF/Multi-Core: A SysML-Based Application Framework for Multi-Core Embedded Software Development. [Citation Graph (, )][DBLP]


  63. From ISA to application design via RTOS— a course design framework for embedded software. [Citation Graph (, )][DBLP]


  64. Quality-of-Service Optimization for Multiple Multimedia Tasks in Real-Time Embedded Systems. [Citation Graph (, )][DBLP]


  65. SysML-based requirement modeling environment for multicore embedded system. [Citation Graph (, )][DBLP]


  66. Parallel implementation of convolution encoder for software defined radio on DSP architecture. [Citation Graph (, )][DBLP]


  67. Multi-objective Placement of Reconfigurable Hardware Tasks in Real-Time System. [Citation Graph (, )][DBLP]


  68. Innovative Application of RFID Systems to Special Education Schools. [Citation Graph (, )][DBLP]


  69. Automatic synthesis and verification of real-time embedded software for mobile and ubiquitous systems. [Citation Graph (, )][DBLP]


Search in 0.005secs, Finished in 0.007secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002