The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Bassam Shaer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Bassam Shaer, Sami A. Al-Arian, David L. Landis
    Partitioning algorithm to enhance VLSI testability. [Citation Graph (0, 0)][DBLP]
    ACM Southeast Regional Conference, 1998, pp:121-129 [Conf]
  2. Bassam Shaer, Kailash Aurangabadkar
    An Automated Algorithm for Partitioning Sequential VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ESA/VLSI, 2004, pp:367-373 [Conf]
  3. Bassam Shaer, Sami A. Al-Arian, David L. Landis
    Pseudo-Exhaustive Testing of Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1999, pp:109-0 [Conf]
  4. Bassam Shaer
    Concurrent Pseudo-Exhaustive Testing of Combinational VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2004, pp:289-290 [Conf]
  5. Bassam Shaer, Kailash Aurangabadkar, Nitin Agarwal
    Testable Sequential Circuit Design: Partitioning for Pseudoexhaustive Test. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2003, pp:244-245 [Conf]
  6. Bassam Shaer, Khaled Dib
    An Efficient Partitioning Algorithm of Combinational CMOS Circuits. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2002, pp:159-164 [Conf]
  7. Bassam Shaer, David L. Landis, Sami A. Al-Arian
    Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:6, pp:750-754 [Journal]
  8. Bassam Shaer, Sami A. Al-Arian, David L. Landis
    Partitioning sequential circuits for pseudoexhaustive testing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2000, v:8, n:5, pp:534-541 [Journal]

  9. Aerospace Telemetry. [Citation Graph (, )][DBLP]


  10. Inter-Range Instrumentation Group (IRIG)-B Binary Decoder Uni. [Citation Graph (, )][DBLP]


  11. Embeddable Recorder for Dynamic Shock Transients. [Citation Graph (, )][DBLP]


  12. Application of Embedded System in Remote Vehicle Control Unit. [Citation Graph (, )][DBLP]


  13. Dynamic Range Target Simulator. [Citation Graph (, )][DBLP]


  14. Connecting Theory and Practice in a Linear Control Design Experiment with Minimal Hardware Expense. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002