The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Giuseppe Alia: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Giuseppe Alia, Enrico Martinelli, N. Tani
    Fast hardware graphic generators of curve families. [Citation Graph (0, 0)][DBLP]
    Computers & Graphics, 1986, v:10, n:1, pp:27-36 [Journal]
  2. Giuseppe Alia, Enrico Martinelli
    VLSI Binary-Residue Converters for Pipelined Processing. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1990, v:33, n:5, pp:473-475 [Journal]
  3. Giuseppe Alia, Enrico Martinelli
    Logic Design of a Fast Circuit for Iterative Additions in Redundant Hybrid. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1998, v:41, n:1, pp:45-51 [Journal]
  4. Giuseppe Alia, Ferruccio Barsi, Enrico Martinelli
    A Fast VLSI Conversion Between Binary and Residue Systems. [Citation Graph (0, 0)][DBLP]
    Inf. Process. Lett., 1984, v:18, n:3, pp:141-145 [Journal]
  5. Giuseppe Alia, Enrico Martinelli
    NEUROM: a ROM based RNS digital neuron. [Citation Graph (0, 0)][DBLP]
    Neural Networks, 2005, v:18, n:2, pp:179-189 [Journal]
  6. Giuseppe Alia, Enrico Martinelli
    A VLSI Modulo m Multiplier. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1991, v:40, n:7, pp:873-878 [Journal]
  7. Giuseppe Alia, Enrico Martinelli
    On the Lower Bound to the VLSI Complexity of Number Conversion from Weighted to Residue Representation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1993, v:42, n:8, pp:962-967 [Journal]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002