The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

S. L. Hurst: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. J. M. Eves, S. L. Hurst
    Improvements in Multioutput Threshold-Logic Gates. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1978, v:21, n:1, pp:79-85 [Journal]
  2. S. L. Hurst
    The Application of Chow Parameters and Rademacher Walsh Matrices in the Synthesis of Binary Functions. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1973, v:16, n:2, pp:165-173 [Journal]
  3. S. L. Hurst
    An Engineering Consideration of Spectral Transforms for Ternary Logic Synthesis. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1979, v:22, n:2, pp:173-183 [Journal]
  4. X. Chen, S. L. Hurst
    A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1982, v:31, n:2, pp:140-147 [Journal]
  5. Colin R. Edwards, S. L. Hurst
    A Digital Synthesis Procedure Under Function Symmetries and Mapping Methods. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1978, v:27, n:11, pp:985-997 [Journal]
  6. S. L. Hurst
    Comments on ``Design of a Dynamically Programmable Logic Gate''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1981, v:30, n:12, pp:986-988 [Journal]
  7. P. I. Jennings, S. L. Hurst, A. McDonald
    A Highly Routable ULM Gate Array and Its Automated Customizaton. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1984, v:3, n:1, pp:27-40 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002